# SUPER FAMICOM DOCUMENTATION SFX03


# REGISTER (CPU)



ADDRESS : 4200H No. 1 NAME : NAILTIMEN CONTENTS: EXABLE FLAG FOR V-BLANK, TIMER INTERRUPT & JOY CONTROLLER READ D 7 D 5 D 4 D 0 NM I TIMER ENABLE JOY-C 4200H ENABLE Enable V-EN II-EN - JOY CONTROLLER ENABLE - O: Disable Automatic reading of the Joy Controller -1: Enable Automatic reading of the Joy Controller ₹ Reading the data can be started at the beginning of V-Blank period, but it takes about for 3 or 4 scanning period until completion of reading. TIMER ENABLE - V-EN: V-COUNT TIMER ENAMLE - II-EN : II-COUNT TIMER ENAMLE FUNCTION EN EN Disable BUTH II & V 0 Enable II only. IRQ is applied by II-count timer value designated. Enable V only. 1RO is applied by V-count timer value designated. Enable both II & V. IRQ is applied by both II and V count limer value designated. NMI ENABLE: Enable NMI at the point when V-blank begins (When power is turned on or the reset signal is applied. it will be "O".) - O : NMI DISABLE - 1 : NAU ENABLE

ADDRESS: 420111 NAME: WRIO

CONTENTS: PROGRAMABLE 1/C PORT (OUT-PORT)



4 2 0 1 H

- This is a Programable 1 D port (OUT-PORT). The written data will be autput directly from the OUT-PORT.
- When this is used as a INPORT. "I" should be written to the particular bij which will be used as a IN-PORT. The input data can be read by register < 121311.

ADDRESS : 420211 / 420311

NAME : WRMPYA / WRMPYB

CONTENTS: MULTIPLIER & MULTIPLICAND BY MULTIPLICATION

	DO		Dt	D 2	D 3	D 4	D 5	D 6	D 7
		•		N D − Л	LICA	TIP	MUI		i
4 2 0 2 H	AO		1 A1	ļ A2	l A3	<b>V4</b>	A5 ·	AG	۸7
		i	ı	k − B	PLIE	JLTI	MI		•
4203H	ВО	. !	B1	1 62	1 B3	B4	B5	B6	B7 ;

This is a register, which can set a Multiplicand (A) and a multiplier (B) for Absolute Multiplication of TA (8-BIT)  $\times$  B (8-BIT) = C (16-BIT)

No. 2

- A PRODUCT (C) can be read by registers <4216H><4217H>.
- Set in the order of (A) and (B). The operation will start as soon as (B) has been set, and it will be completed right after 8-machine cycle period.
- · Once the data of the A-REGISTER is set, it will not be destormyed until new data is set.

ADDRESS: 420411 / 420511 / 420611

NAME: WRDIVL / WRDIVH / WRDIVB

CONTENTS: DIVISOR & DIVIDEND BY DIVIDE

Di D 7 D 3 D 2 MULTIPLIER-C' (LOW) 4204H 1 C6 | C5 | C4 | C3 | C2 | C1 CO MULTIPLICAND-C (HIGH) 4205H C15 ; 68 C14 | C13 | C12 | C11 | C10 | C9 DIVISOR-B 4206H BO **B7** BG | B5 | B4 | 113 82 **B**1

- This is a register, which can set a Dividend (C) and a Divisor (B) for Absolute Divide of  $C(16-B1T) + B(8-B1T) = A(16-B1T)^T$
- The divisor (A) can be read by registers <4214H><4215H>. And the remainder can also be read by registers <4216H><4217H>.
- Set in the order of (C) and (B). The operation will start as soon as (B) has been set, and it will be completed right after 16-machine cycle period.
- · Once the data of the A-REGISTER is set, it will not be destoroyed until new data is set.

No. 3

AUDRESS: 4207H / 4208H
NAME: IITIMEL / IITIMEII

CONTENTS : 11-COUNT TIMER SETTINGS

	D 7		D 6		D 5		D 4		D 3	1	0 2		D 1	D O	
		1		1	Н	Ċ	OUN	†	TI	МE	R	1		i	400711
	117	l	116	1	115	1	114	1	113	1	112	1	111	1 110	4 2 0 7 11
1													· · ·	1	· }
									•					H MSB	420811
														118	, 200

- · This is a register, which can set the II-COUNT TIMER value.
- · The setting value should be from 0 through 339, which is counted from the far left on the screen.
- When the coordinate counter becomes the count value set, the IRQ will be applied. And at the same time. "1" will be written to "timer IRQ" of register <4211H>. READ RESET; Enable/Disable of the Interrupt will be determined by setting register <4200H>.
- This countinuous counter is reset every scanning line. Therefore once the count value is set, it is possible to apply the IRQ every time the scanning line comes to the same horizontal position on the screen.

ADDRESS : 420911 /420Alf NAME : VTIMEL / VTIMEII

CONTENTS: V-COUNT TIMER SETTINGS

D 7		D 6		D 5		D 4		D 3		D 2		D 1		D O	
	ī		1	v -	- ¢ (	100	14	TI	МI	ER	1		1		
V7	ļ	V6	!	V5	!	V4	1	٧3	į	V2	ļ.	VI	ı	vo	420911
															1
														V NZB	4 2 0 A 11
													i	1.8	, , , , , , , , , , , , , , , , , , , ,

· This is a register, which can set the V-COUNT TIMER value.

The setting value should be from 0 through 261(262), which is counted from the far top on the screen. [This line number described is different from the actual line number on the screen.]

- When the coordinate counter becomes the count value set, the IRQ will be applied. And at the same time. "1" will be written to "timer IRQ" of register <4211H>. READ RESET: Enable/Disable of the interrupt will be determined by setting register <4200H>.
- This is a countinuous counter same as Il-counter, and it will be reset every time 262(263) lines are scanned. Once the count value is set, it is possible to apply the IRQ every time the scanning line comes to the same vertical line on the screen.

ADDRESS : 420BH

NAME : NDMAEN
CONTENTS : CHANNEL DESIGNATION FOR GENERAL PURPOSE DMA & TRIGGER (START)

D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0

| GENERAL PURPOSE DMA ENABLE FLAG | CII7 EN | CII6 EN | CII4 EN | CII3 EN | CII2 EN | CII1 EN | CII0 EN | 4 2 0 B H

· The General purpose DMA consists of 8-channels in total (CHO- CH7).

- . This register is used to designate the channel out of 8-channels (8-channels maximum).
- The channel which should be used can be designated by writting "1" to the bit of this channel. As soon as "1" is written to the bit (after a few cycles passed), the general purpose DMA transfer will be started.

No. 4

· When the general purpose DMA of the designated channel is completed. The flag will be cleared.

NOTE: Because the data area (register <4300H> ~) of each channel is held in common with the data of each H-DMA channel, the channel designated by the H-DMA channel designation register <420CH> can not be used.

(It is prohibited to write "1" to the bit of the channel)

Therefore, 8-channels (CHO-CH7) should be assigned by the H-DMA and the general purpose DMA.


NOTE: If the H-Blank comes during the operation of the general purpose DMA and the H-DMA is started, the general purpose DMA will be discontinued in the middle, and re-started right after the H-DMA is complete.

NOTE: If 2 or more channels are designated. The DMA transfer will be performed continuously according to the priority order described by Appendix-1.

And also, the CPU stops operation until all the general purpose DAM are completed.

ADDRESS: 420CH NAME: HDMAEN

CONTENTS: CHANNEL DESIGNATION FOR H-DMA



- The II-DNA consists of 8-channels in total (CHO- CH7).
- · This register is used to designate the channel out of 8-channels (8-channels maximum).
- The channel which should be used can be designated by writting "1" to the bit of this channel. As soon as H-Blank begins tafter a few cycles passed), the H-DMA transfer will be started.
- NOTE: Once this flag is set, it will not be destroyed cleared) until new data is set.

  Therefore, the initial settings are done automatically every field, and the same transfer pattern will be repeated.

And also, the flag is set out of V-BLANK period, the DMA transfer will be performed properly from next screen frame.

AUDRESS : 420011

NAME : MEMSEL

CONTENTS: ACCESS CYCLE DESIGNATION IN MEMORY @ AREA

D	7 D	6	D 5	D 4	D 3	D 2	D 1	DΟ	
	i	1	ļ		ì	•	•	2.68	4 2 0 D H
	1				1	!	!	3. 58	42001

ACCESS CYCLE DESIGNATION IN MEMORY AREA

0 : 2.68Milz access cycle

1 : 3.58MHz access cycle (Only when the high speed memory is used)

 MEMORY ② shows the address (8000H ~ FFFFH) of the bank (80H~ BFH) and all the address of the bank (COH ~ FFH).

No. 4. a

. When power is turnes on or the reset signal is applied. it becomes "0".

ADDRESS : 4210H

NAME : \*RDNMI

CONTENTS : NMI FLAG BY V-BLANK & VERSION NUMBER

D	7	D 6	05	D 4	D 3	D 2	D 1	ĐO	-
BL	ank			Î	5 A 2	2 VI	RSION NU	MBER	
N	ΜI				1		1	]	4210H

MAIL FLAG BY V-BLANK: When "1" is written to "Mail ENABLE" of register <4200H>. this flag will show MMI status.

No. 5

0 : NMI status is "Disable"

1 : NMI status is "Enable"


\*\* "!" Is set to this flag at beginning of V-Blank, and "O" is set at end of V-Blank.

Also, it can be set by reading this register.

MOTE: It is necessary to reset by reading this flag during MMI processing. (See Appendix-3)

ADDRESS : 421111
NAME : \*TIMEUP

CONTENTS : IRO FLAG BY HAV COUNT TIMER



IRO FLAG BY HIV COUNT TIMER

: (In case the Timer Enable 1s set by "Timer Enable" of register <4200H>:)
as soon as H/V counte timer becomes the count value set. 1RQ will be applied and
"1" will be set to this flag.
This flag is "READ-RESET".

Even if V-EN="0" and II-EN="0" are set by "Timer Enable" of register <4200II>, this flag will be reset.

r=0: Either  $\mathrm{H/V}$  count Timer is in active or disable


1 : IL'V Count Timer is Time-Up

ADDRESS : 4212H

NAME

: #HVBJOY

CONTENTS: H/V BLANK FLAG & JOY CONTROLLER ENABLE FLAG



ADDRESS : 4213H NAME : \*RDIO

CONTENTS: PROGRAMABLE I/O PORT (IN-PORT)

_	0.7		DG	_	D 5		D 4		03		0.2		D 3		0.0	_
		1		. 1		i,	/0	•	POI	ŧΤ				;		
	07	,	DG	i	<b>D</b> 5	i	04	i	D3	:	D2	į	D1		DO	4

4213H

No. 6

- . This is a Programable I O port (IN-PORT). The data which is set to the IN-PORT should be read directly.
- . The bit which "!" is written by register <4201N> is used as the IN-PORT.

ADDRESS : 4214H / 4215H

D 7	D 6	D 5	D 4	D 3	D 2	D 1	t	0 (	_
	ı	ουοτ	i ENT	$\frac{1}{-}$ A	LOW	') <sup>l</sup>	i		
Α7	Λ6	<sub> </sub> A5	Λ4	l v3	1 A2	1 A1	į	۸0	42141

ı	(	วบอาไ	ENT-	-A (E	IIGH)		i		
A15	۸14	1 13	۸12	All	۱ ۸۱۵	۸9	A8	3	4215H

- · This is a Quotient (A), which is a result for Absolute Divide of  $^{\circ}$  C (16-BIT)  $\div$  B (8-BIT) = A (16-BIT)  $^{\circ}$
- Dividend (C) and Divisor (B) are set by registers <4204H> <4205H> <4206H>.

ADDRESS : 4216H / 4217H NAME : \*RDMPYL / \*RDMPYII

CONTENTS: PRODUCT OF MULTIPLICATION RESULT OR REMAINDER OF DIVIDE RESULT

### ① IN CASE OF MULTIPLICATION

- · This is a Product (C) which is a result for Absolute Mulliplication of  $^{-}$  A (8-BIT)  $\times$  B (8-BIT) = C (16-BIT)  $^{-}$
- · A Multiplicand (A) and a Multiplier (B) are set by registers <4202H> <4203H>.

### IN CASE OF DIVIDE

- · This is a Remainder which is a result for the Absolute Divide of  $C (16-BIT) \div B (8-BIT) = A (16-BIT) \cdot \cdot \cdot REMAINDER (8 or 16-Bit)$
- A Dividend (C) and a Divisor (B) are set by the registers <4204H> <4205H> <4206H>.

-94-

No. 7

NAME : \*RDDIVL / \*RDDIVII

CONTENTS: QUOTIENT OF DIVIDE RESULT

ADDRESS : 4218H / 4219H / 421AH / 421BH / 421CH / 421DH / 421EH / 421FH No. 8 : JOYIL / JOYIH / JOY2L / JOY2H / JOY3L / JOY3H / JOY4L / JOY4H CONTENTS: DATA FOR JOY CONTROLLER I. II. III. & IV D 6 D 5 D 4 D 3 D 2 D 1 D O JOY CONTROLLER-I (LOW)  $\propto$ 7. TL 4 2 1 8 1! TR BUTTON BUTTON | BUTTON | BUTTUN JOY CONTROLLER-1 (HIGH) A  $\mathbf{B}$ | SELECT | START 4219H JOY PAD BUTTON | BUTTON | BUTTON | BUTTON אמוסם ו RIGHT 1 LEFT JOY CONTROLLER-II (LOW) Y TL TR 421AH BUTTON! BUTTON | BUTTON | BUTTON JOY CONTROLLER-I (HIGH) I SELECT | START JOY PAD 4 2 1 B 11  $\mathbf{B}$ BUTTON BUTTON BUTTON BUTTON , DOWN | LEFT RIGHT JOY CONTROLLER-II (LOW) 421CH JOY 'CONTROLLER-III (HIGH) JOY PAD 421DH EXPANDED  $\mathbf{B}$ | SELECT | START BUTTON | BUTTON | BUTTON | BUTTON DOWN LEFT RIGHT CONNECTOR JOY CONTROLLER-N (LOW) 121EH JOY CONTROLLER-IV (HIGH) A B | SELECT | START | JOY PAD 121FH BUTTON | BUTTON | BUTTON | BUTTON | UP DOWN LEFT RIGHT · Registers <4016H> <4017H> can be used the same as the Family Computer. D7 D6 D5 D4 D3 D2 D1 D0 PORT 401611 DO : Data for Controller 1 4016H RD 4016H D1 : Data for Controller M 4016H WR İ DUTO. (IUT1. DUT2 4017H DO : Data for Controller II 4017H RD : 4017H D): Data for Controller N NOTE: Whether the standard joy controllers are connected to the SFX unit or not can be reffered by reading 17th bit of 4016H and 4017H. (See page-22) r 0 : connected

L 1 : not connected

ADDRESS : 43XOH (X : CHANNEL NUMBER <0 -7>1 No. 9 CONTENTS: PARAMETER FOR DMA TRANSFER D 7 D 6 D 5 D 4 D 3 D 2 D 1 A BUS ADDRESS CII TRANSFER CH CH WORD SELECT  $43 \times 011$ INC/DEC | FIXED , DO \* TYPE D2 D1 DMA TRANSFER WORD SELECT \*: Transfer GENERAL PURPOSE DMA: B-ADDRESS CHANGE METHOD DESIGNATION PER CHANNE. Origination D2 DI I DO ADRESS TO BE WRITTEN 0 0 1-ADDRESS 0 0 1 2-ADDRESS (VRAM etc.) L.H 1-ADDRESS 0 1 0 2-ADDRESS (WRITE TWICE) L. L. H. H 0 1 1 O 4-ADDRESS L. H. L. H 1 0 II-DMA: The number of byte to be transfered per line and write method designation ADRESS TO BE WRITTEN DO : OF BYTE TO D2 | D1 | BE TRANSFERED 1 - BYTE 1-ADDRESS (1) 0 0 0 (2)0 0 2 - BYTE 2-ADDRESS (VRAM etc.) L. II 1 WITE TWICE (1) 3 - BYTE 0 0 1 2-ADDRESS WRITE TWICE L. L. II. H (2) 4 - BYTE 0 1 0 4 - BYTE 4-ADDRESS L. H. L. H (4) 0 FIXED ADDRESS FOR A-BUS & AUTOMATIC INCREMENT/DECREMENT SELECT [IN CASE OF GENERAL PURPOSE DMA] - O : AUTOMATIC ADDRESS INCREMENT/DECREMENT - 1 : FIXED ADDRESS < To be used when clearing VRAM etc. - 0 : AUTOMATIC INCREMENT In case [0] is written to D3 - 1 : AUTOMATIC DECREMENT - TYPE DESIGNATION [H-DAMA UNLY] : Addressing mode designation when accessing the data .See Appendix-2 — O : ABSOLUTE ADDRESSING 1 : INDIRECT ADDRESSING - TRANSFER ORIGINATION DESIGNATION: Transfer Direction—A Bus→B Bus、B Bus→A Bus Designation (See Appendix-1) — 0 : A-BUS → B-BUS (CPU MEMORY → PPU)

※ For example, in case the DMA transfer is performed from CPU memory to PPU. "O" should be written.

- 1 : B-BUS →A-BUS (PPU → CPU MEMORY)

ADDRESS : 43X111 (X : CHANNEL NUMBER <0 ~7>)

NAME

CONTENTS: B-BUS ADDRESS FOR DMA

- · This is a register, which can set the address of B-bus.
- Whether this is the address of the "Transfer Desitination" or the address of the "Transfer Origination" can be determined by D7 (Transfer Origination) of register <4300H>.

 $A = B \, U \, S = \frac{\text{Direction can be designated by "Transfer Origination"}}{\text{Actual address is 0021XXII.}}$  (XX : value by this register)

No. 1 0

Men the H-DMA is performed, it will be the address of the "Transfer Desitination".


- · This is a register, which can set the address of A-bus.
- Whether this is the address of the "Transfer Desitination" or the address of the "Transfer Origination" can be determined by D7 (Transfer Origination) of register (4300H).
   50° should be written to D7 except a special case.
- In the N-DMA mode, the address of the transfer origination is designated except a special case. Therefore, for the CPU area designated by this address, the data (Appendix-2) must be set by the absolute addressing mode or the indirect addressing mode.
- This address becomes the basic address on the A-Bus during DMA transfer period, and the address will be increased or decreased based on this address.
  (When the general purpose DMA is performed, it will be decreased.)


ADDRESS : 43X5H / 43X6H / 43X7H (X : CHANKEL NUMBER <0 ~7>) 80. 1 1

NAME

CONTENTS: DATA ADDRESS STORE BY II-DMA

& NUMBER OF BYTE TO BE TRANSFERED SETTINGS BY GENERAL PURPOSE DMA






the case of H-DMA:

 $4.3 \times 6H$ 

(In case of General Purpose DMA:



the case of H-DMA'

43×7H

### · IN CASE OF H-DMA

This is a register which the indirect address will be stored automatically in the Indirect addressing mode.

The indirect address means the Dala Address described on Appendix-2.

It is not necessary to read or write directly by the CPU except in special cases.

### IN CASE OF GENERAL PURPOSE DMA

This is the register, which can set the number of byte to transfer or to be transfered. However, the number of Byte (0000H; means 10000H.

ADDRESS : 43X8H / 43X9II (X : CHANNEL NUMBER <0 ~7>)

NAME

CONTENTS: TABLE ADDRESS OF A-BUS BY DAMA (A2 Table Address)

D 7	D 6	D 5	D 4	D 3	D 2	D 1	DQ	
i	A 2	TAB	LE A	DDRE	\$ S (	Low	i	
۸7 ا	A6	<sub>I</sub>	Ι Λ4	, λ3	Λ2	, A1	1 AO	4 3 × 8 f

A2 TABLE ADDRESS (HIGH)

A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8

4 3 × 9 H

- This is the address, which is used to access the CPU and RAM, and it will be increased automatically.
   (See Appendix-2)
- The data of this register is used as the basic address which is the address set by the "Al Table
  Address". Afterwards, because it will be increased (or decreased) automatically, it is necessary
  to set the address into this register by the CPU directly.

However, if the data which is transferred needs to be changed by force, it can be done by setting the CPU memory address to this register.

And also, the address of the CPU which is accessed currently will be changed by reading this register.

H-DMA ONLY

ADDRESS : 43XAII (X : CHANNEL NUMBER <0 ~7>)

MAME

CONTENTS: THE NUMBER OF LINE TO BE TRANSFERED BY H-DMA

D 7	D 6	D 5	D 4	D 3	D 2 D 1	D O
-אכס		i	и́имв	ĖR OF	LINE	·
TINUE	LG	, L5	1.4	: L3 ;	L2 ; L1	; 10


 $4.3 \times AH$ 


- This is a register which shows number of line for H-DMA transfer. See Appendix-2:
- The number of line written to the CPU memory will be the basic number of line, it is not necessary to set the address into this register by the CPU directly.

# SUPER FAMICOM DOCUMENTATION SFX03X


# REGISTER (CPU) APPENDIX









ABSOLUTE ADDRESSING (TYPE-0) .... This is a mode to transfer the data of the address designated by the TABLE ADDRESS.



INDIRECT ADDRESSING (TYPE-1) .... This is a mode to transfer the data of the address designated by the Data Address, which is stored to the address designated by the Table Address.




### DETECT BEGINNING OF V-BLANK




The "Blank NMI" flag of register <4210H2 will be set at beginning of V-Blank and will be reset at end of V-Blank. Also, it can be reset by reading register <4210H2. <EXAMPLE:

1. In case of detecting the beginning of V-Blank by NMI:



2. In case of detecting the beginning of V-Blank by the flag



### SUMMARY OF REGISTERS

### REGISTERS (WRITE) S-PPU

Y00KEZZ	07.	06	15	D4	1 133	1	ĸ		<b>D1</b>	ı	æ
2100H	Blanking					Fade	IK/Q.	T (C	~(5)		
2101H	on s	ize Sele	xct	OSU NO	me Select		ŒJ	Year	Base	AM	<i>ezz</i>
21031				א אינט	curess						
21031	ONI Proori	ty								OW.	Allress ASA
21041				OW Data	Lox Iligh)						
21051	BC4	BC 16 :	x 16 Size : 8C2	l BC1	BC3 Priorit	y	0	C 11	ode (O	<del>- 7)</del>	
21001			ic Size		BC4	•	lper  ber		nable 802	ı	BC1
21071			BC1 SC	Base Addres	rè.			Ī	BGi	X. S	i ze
2108H			ecs at	Base Allire	22	•		Ī	802	X S	Size
2001			EC S	Base Addre	22				803	X S	Si ze
21044			RC4 SC	Base Akire	22			Ī	324	X:	Si ze
21081	D.	2 Name	Base Add	ress		BGI	.Yam:	Bas	e Anir	523	
21001	BC	A Name	Base Add	ress	1	803	Nome	Bis	e allr	ess	-
2100H				BC1 H-Offs	et (Lov II	igh)					
21004				BCI V-Offs	et (Love H	igh)					
21.CFH				802 H-0ffs	et (Los Hi	igh)					
21101				802 V-0ffs	et (Love H	igh)			•		
2111H				BC3 H-0ffs	et (Lox H	igh)			<del></del>		
আস				BC3 V-0ffs	et (Lox H	igh)					
21131				BG1 H-Offs	et (Lox II	igh)					
2:148				3CH V-0(12	ei ·Lac II	igh)				·	
21151	li-L inc.				V-I Ful	RAM A	dires Hic	s Se	sonsup 22	l bo	e Hanent
211G1				V-R4N	Aktress :La					_	
2074				V-R-M	Address (H	idii			-	-	
2::91				V-RA	il Data (Lo	X)				-	
2::21				V-R4	d Data illin	gh)					
21 LVI	Screen i							i	Scr Scr	tun .	Flip H

### REGISTERS (WRITE: S-PPU

.400KEZS	07   06 ! 25   D4   23   E2   D4 : E0
211BH	Shirix Parameter A (Low High)
21101	Abtrix Parameter 8 'Los. High
2101	Matrix Parameter C (Lox (lligh))
21101	Abtrix Parameter D (Loc (ligh)
211Fi	Center Position X (Low High)
21201	Center Position Y (Loc High)
212111	CC-RNI Address
21231	CG-RWI Data (Love High)
21231	M2 EN   INCUIT   M1 EN   INCUIT   M2 EN   INCUIT   M3 EN   INC
21241	122 EN   IN-LUT   131 EN   IN-LUT   122 EN   IN-LUT   131 EN   IN-LUT   132 EN   IN-LUT   131 EN   IN-
21251	12 EN   IN UIT   WI EN   IN UIT   W2 EN   IN UIT   W1 EN   IN UIT   W3 EN
21331	Window ID Position (0 ~ 25)
ചച	Kindow III Position (0 ~ 335)
21234	Window 12 Position (0 ~ 255)
21231	Window H3 Pasition (0 ∼ 255)
212AI	BC1 1 BC3 1 BC2 1 BC1
2129H	Window Logic Color (BJ
21201	Through thin 100 . 504 ; 503 . 502 . B
21331	Through Sub : 08J , 8C3 , 8C2 , R
21254	Through Afrin (Window)  ODJ 1 GG 1 1 HG2 1 B
21371	Through Side (Mindow)  OBJ + BG4 ; BG3 ; BG2 : B
5130H	Window (N-UFF   1 OC ADD : Dir   Usin SF (A)
213111	.00-938   1.2
21331	Color Constant Data -Blue , Green , Red , Color Brilllance Data
21331	ETT. ETT. Pseudo 221 229 (CEU-V Inte Sinc. ; Incut : 512 Select
21311	MM (Low)
21351	SPY (Mid)
2130H	MY (lligh)

### REGISTERS (READ) S-CPU

4208E25	77	; DG	. DS	l Di	1	03	ł	œ	i	D)	:	ω
21374	Soft Latch for HV Countér											
2135H	OH Data (Lox High)											
21301	Y-RAM Data (Low)											
213YI	V-RM Data (High)											
21301		CC Data (Low High)										
21301	Output Data of H-Counter (Lox High)											
23331		Output Data of V-Counter (Low High)										
21334	Time Range Master 5077 Version Number											
ଅମା	Field EXT NTSC-PAL SCT8 Version Number											
21401		APU 1/D Port										
2141)		APU 1/0 Port										
2142H		NºU 1/O Port										
21431	APU I/O Port											

### REGISTERS (WRITE) S-CPU

ADDRESS	07 ! 06	05	Di	ß	-	Œ	i	DI	:	n		
<b>+200H</b>	Emble		Enable 1 H-EN							Joy-C Erable		
#301H	LO fors											
<del>(233</del> 1	Multiplicand-A											
10001	Multiplier-B											
42041	Dividend-C (Low)											
रक्ता	Dividend-C (High)											
100H	Divisor-B											
स्कार	V-Counter Timer											
च्छा			·						i	H-AGD		
:331			V-Counte	r Timer		_			<u>.</u>			
-EZDWI				<u> </u>					-	V-181		
- <b>2</b> (0)	OF EX   OF EX	(Attera) OS EX	Purpose D	W Engli	e F	agy 10 EV	. (	OU EN	•	ub E:		
ಮುಗ	OF EX ; CB EX ;		H-Day (For	hie Flags					_			
+200H						Ť			i3	2.68		


122300V	07	: 26	. E	:	ш	i	Œ	:	D2		D!	,	00
<b>4210H</b>	Btank NU					:		5	C H	rsia	huni	ær	
<b>-2</b> 21H	Tirer IR)												
শ্র	Y-Blank	II-Blank						·		•			:
<b>2213</b> 1					l	O Po	rt					· ·	
<u>থো</u> য়া					Quot	til	:Low					-	
-2251					Quoti	cnt	lligha						
<b>4</b> 21€H			Pro	duci-	C /	Ruma	ınder		ما؛	(Y)			_
<b>-237H</b>			Pro	duct-	C /	Runu	ınder		Hi	di)			
42181				Joy	Cuntr	olie	r I	(Lo		ŧ			
42294		_		Jos	Contr	rolle	r l	dit	ήι			·	
423AH				Joy	Contr	olle	r II	(Lo	.1				
421BI			•	Jos	Contr	olle	r II	tllig	ħ		-		
421CH				Jo	Contr	olle	r III	(Lo	;)				
12101				Jos	Contr	rolle	: 111	dlig	h		<del></del>	-	-
12181				Joy	Contr	olle	r IV	اما	"				
421FH				Joy	Contr	rolle	r IV	(111)	h)				

### RECISTERS (WRITE) S-CPU

01: Crannel 40

ADDRESS	D7 1 D6 15 14 1 D3 1 D2 D1 1 D0											
13/21	ON ON Type : A-Bus Address   ON Transfer Hord Sel											
13011	ON B-Address											
13/31	ON At Table Address (Low)											
13/31	Off At Table Address (High)											
13/4	. ON A-Table Bank											
IEST	ON Data Aldress "H-DAN"; , Number of Byte to be transfered General purpose UAN;											
13/CH	ON Data Address (H-DAL)  : Summer of Byte to be transferred (General purpose DAL)  ()											
והוצי	OR Data Pank (II-DAN)											
:3/31	ON A2 Table Address (Low)											
13/31	OR A2 Table Address (Illigh)											
<b>43KH</b>	Continue Number of Line											

Note: T-Org means the "Transfer Origination".



### SFX DOCUMENTATION BROUGHT TO YOU BY OPTIROC OF MEGABOYS